tok
/
librecell
2
3
Fork 5
Code Issues 15 Pull Requests Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'master'
${ noResults }
librecell/librecell-layout
History
Thomas Kramer c8744442a6
Bump version. 		1 year ago
..
examples Explicit y-grid coordinates. 2 years ago
lclayout Fix for new klayout version 0.27. 1 year ago
tests Add integration test script. 1 year ago
.gitignore Start splitting projects. 4 years ago
LICENSE Remove unnecessary old LICENCE file. 1 year ago
README.md Fix formatting bug. 4 years ago
setup.py Bump version. 1 year ago

README.md

LibreCell - Layout

CMOS Standard Cell layout generator.

Getting started

See install instructions in top-project.

Generate a layout

Generate a layout from a SPICE netlist which includes the transistor sizes:

  • --output-dir: Directory which will be used to store GDS and LEF of the cell
  • --tech: Python script file containing design rules and technology related data
  • --netlist: A SPICE netlist containing the netlist of the cell as a sub circuit (.subckt).
  • --cell: Name of the cell. Must match the name of the sub circuit in the SPICE netlist.
mkdir mylibrary
lclayout --output-dir mylibrary --tech examples/dummy_tech.py --netlist examples/cells.sp --cell AND2X1

Adapting design rules

Design rulesi and technology related data need to be encoded in a Python script file as shown in examples/dummy_tech.py.