tok
/
librecell
2
2
Fork 4
Code Issues 10 Pull Requests Releases Wiki Activity
CMOS standard-cell generator and characterization suite.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
535 Commits
4 Branches
8 Tags
5.7 MiB
 
 
 
 
Branch: master
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'master'
${ noResults }
librecell/librecell-layout
Thomas Kramer b1e0a8ed79
lclayout: Less verbosity. 		4 months ago
..
examples lclayout: Fix label layer names in MagicWriter. 5 months ago
lclayout lclayout: Less verbosity. 4 months ago
.gitignore Start splitting projects. 3 years ago
LICENCE 📜 Include CERN OHL-S v2. 1 year ago
LICENSE 📜 Change license to OHL-S v2.0. 3 years ago
README.md Fix formatting bug. 3 years ago
setup.py Bump version. 4 months ago

README.md

LibreCell - Layout

CMOS Standard Cell layout generator.

Getting started

See install instructions in top-project.

Generate a layout

Generate a layout from a SPICE netlist which includes the transistor sizes:

  • --output-dir: Directory which will be used to store GDS and LEF of the cell
  • --tech: Python script file containing design rules and technology related data
  • --netlist: A SPICE netlist containing the netlist of the cell as a sub circuit (.subckt).
  • --cell: Name of the cell. Must match the name of the sub circuit in the SPICE netlist.
mkdir mylibrary
lclayout --output-dir mylibrary --tech examples/dummy_tech.py --netlist examples/cells.sp --cell AND2X1

Adapting design rules

Design rulesi and technology related data need to be encoded in a Python script file as shown in examples/dummy_tech.py.