Simple framework for physical chip design (place & route) based on KLayout.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 

3581 lines
80 KiB

{
"creator": "Yosys 0.9+932 (git sha1 2e0da685, clang 7.0.1-8 -fPIC -Os)",
"modules": {
"AND2X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:3"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"Y": {
"direction": "output",
"bits": [ 4 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:8$1": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:8"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 4 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:8$1_Y": {
"hide_name": 1,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:8"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:4"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:5"
}
},
"Y": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:6"
}
}
}
},
"AND2X2": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:29"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"Y": {
"direction": "output",
"bits": [ 4 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:34$2": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:34"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 4 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:34$2_Y": {
"hide_name": 1,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:34"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:30"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:31"
}
},
"Y": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:32"
}
}
}
},
"AOI21X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:55"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"C": {
"direction": "input",
"bits": [ 4 ]
},
"Y": {
"direction": "output",
"bits": [ 5 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:61$3": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:61"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 6 ]
}
},
"$not$gscl45nm_yosys.v:63$5": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:63"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 7 ],
"Y": [ 5 ]
}
},
"$or$gscl45nm_yosys.v:62$4": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:62"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 6 ],
"B": [ 4 ],
"Y": [ 7 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:61$3_Y": {
"hide_name": 1,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:61"
}
},
"$not$gscl45nm_yosys.v:63$5_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:63"
}
},
"$or$gscl45nm_yosys.v:62$4_Y": {
"hide_name": 1,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:62"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:56"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:57"
}
},
"C": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:58"
}
},
"I0_out": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:61"
}
},
"I1_out": {
"hide_name": 0,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:62"
}
},
"Y": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:59"
}
}
}
},
"AOI22X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:87"
},
"ports": {
"C": {
"direction": "input",
"bits": [ 2 ]
},
"D": {
"direction": "input",
"bits": [ 3 ]
},
"Y": {
"direction": "output",
"bits": [ 4 ]
},
"B": {
"direction": "input",
"bits": [ 5 ]
},
"A": {
"direction": "input",
"bits": [ 6 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:94$6": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:94"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 7 ]
}
},
"$and$gscl45nm_yosys.v:95$7": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:95"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 6 ],
"B": [ 5 ],
"Y": [ 8 ]
}
},
"$not$gscl45nm_yosys.v:97$9": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:97"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 9 ],
"Y": [ 4 ]
}
},
"$or$gscl45nm_yosys.v:96$8": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:96"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 7 ],
"B": [ 8 ],
"Y": [ 9 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:94$6_Y": {
"hide_name": 1,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:94"
}
},
"$and$gscl45nm_yosys.v:95$7_Y": {
"hide_name": 1,
"bits": [ 8 ],
"attributes": {
"src": "gscl45nm_yosys.v:95"
}
},
"$not$gscl45nm_yosys.v:97$9_Y": {
"hide_name": 1,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:97"
}
},
"$or$gscl45nm_yosys.v:96$8_Y": {
"hide_name": 1,
"bits": [ 9 ],
"attributes": {
"src": "gscl45nm_yosys.v:96"
}
},
"A": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:91"
}
},
"B": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:90"
}
},
"C": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:88"
}
},
"D": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:89"
}
},
"I0_out": {
"hide_name": 0,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:94"
}
},
"I1_out": {
"hide_name": 0,
"bits": [ 8 ],
"attributes": {
"src": "gscl45nm_yosys.v:95"
}
},
"I2_out": {
"hide_name": 0,
"bits": [ 9 ],
"attributes": {
"src": "gscl45nm_yosys.v:96"
}
},
"Y": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:92"
}
}
}
},
"BUFX2": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:124"
},
"ports": {
"Y": {
"direction": "output",
"bits": [ 2 ]
},
"A": {
"direction": "input",
"bits": [ 2 ]
}
},
"cells": {
},
"netnames": {
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:125"
}
},
"Y": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:126"
}
}
}
},
"BUFX4": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:146"
},
"ports": {
"Y": {
"direction": "output",
"bits": [ 2 ]
},
"A": {
"direction": "input",
"bits": [ 2 ]
}
},
"cells": {
},
"netnames": {
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:147"
}
},
"Y": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:148"
}
}
}
},
"CLKBUF1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:168"
},
"ports": {
"Y": {
"direction": "output",
"bits": [ 2 ]
},
"A": {
"direction": "input",
"bits": [ 2 ]
}
},
"cells": {
},
"netnames": {
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:169"
}
},
"Y": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:170"
}
}
}
},
"CLKBUF2": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:190"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"Y": {
"direction": "output",
"bits": [ 2 ]
}
},
"cells": {
},
"netnames": {
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:191"
}
},
"Y": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:192"
}
}
}
},
"CLKBUF3": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:212"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"Y": {
"direction": "output",
"bits": [ 2 ]
}
},
"cells": {
},
"netnames": {
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:213"
}
},
"Y": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:214"
}
}
}
},
"DFFNEGX1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:234"
},
"ports": {
"Q": {
"direction": "output",
"bits": [ 2 ]
},
"CLK": {
"direction": "input",
"bits": [ 3 ]
},
"D": {
"direction": "input",
"bits": [ 4 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:240$10": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:240"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 3 ],
"Y": [ 5 ]
}
},
"$not$gscl45nm_yosys.v:241$11": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:241"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"Y": [ 6 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:240$10_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:240"
}
},
"$not$gscl45nm_yosys.v:241$11_Y": {
"hide_name": 1,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:241"
}
},
"CLK": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:235"
}
},
"D": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:236"
}
},
"DS0000": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:241"
}
},
"I0_CLOCK": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:240"
}
},
"NOTIFIER": {
"hide_name": 0,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:238"
}
},
"P0000": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:241"
}
},
"Q": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:237"
}
}
}
},
"DFFPOSX1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:273"
},
"ports": {
"CLK": {
"direction": "input",
"bits": [ 2 ]
},
"Q": {
"direction": "output",
"bits": [ 3 ]
},
"D": {
"direction": "input",
"bits": [ 4 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:279$12": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:279"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 3 ],
"Y": [ 5 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:279$12_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:279"
}
},
"CLK": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:274"
}
},
"D": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:275"
}
},
"DS0000": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:279"
}
},
"NOTIFIER": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:277"
}
},
"P0000": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:279"
}
},
"Q": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:276"
}
}
}
},
"DFFSR": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:311"
},
"ports": {
"CLK": {
"direction": "input",
"bits": [ 2 ]
},
"D": {
"direction": "input",
"bits": [ 3 ]
},
"S": {
"direction": "input",
"bits": [ 4 ]
},
"R": {
"direction": "input",
"bits": [ 5 ]
},
"Q": {
"direction": "output",
"bits": [ 6 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:324$17": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:324"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 3 ],
"B": [ 4 ],
"Y": [ 7 ]
}
},
"$and$gscl45nm_yosys.v:326$19": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:326"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 8 ],
"B": [ 5 ],
"Y": [ 9 ]
}
},
"$and$gscl45nm_yosys.v:327$20": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:327"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 4 ],
"B": [ 5 ],
"Y": [ 10 ]
}
},
"$not$gscl45nm_yosys.v:319$13": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:319"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 5 ],
"Y": [ 11 ]
}
},
"$not$gscl45nm_yosys.v:320$14": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:320"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 4 ],
"Y": [ 12 ]
}
},
"$not$gscl45nm_yosys.v:321$15": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:321"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 3 ],
"Y": [ 13 ]
}
},
"$not$gscl45nm_yosys.v:322$16": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:322"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 14 ],
"Y": [ 6 ]
}
},
"$not$gscl45nm_yosys.v:325$18": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:325"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 3 ],
"Y": [ 8 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:324$17_Y": {
"hide_name": 1,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:324"
}
},
"$and$gscl45nm_yosys.v:326$19_Y": {
"hide_name": 1,
"bits": [ 9 ],
"attributes": {
"src": "gscl45nm_yosys.v:326"
}
},
"$and$gscl45nm_yosys.v:327$20_Y": {
"hide_name": 1,
"bits": [ 10 ],
"attributes": {
"src": "gscl45nm_yosys.v:327"
}
},
"$not$gscl45nm_yosys.v:319$13_Y": {
"hide_name": 1,
"bits": [ 11 ],
"attributes": {
"src": "gscl45nm_yosys.v:319"
}
},
"$not$gscl45nm_yosys.v:320$14_Y": {
"hide_name": 1,
"bits": [ 12 ],
"attributes": {
"src": "gscl45nm_yosys.v:320"
}
},
"$not$gscl45nm_yosys.v:321$15_Y": {
"hide_name": 1,
"bits": [ 13 ],
"attributes": {
"src": "gscl45nm_yosys.v:321"
}
},
"$not$gscl45nm_yosys.v:322$16_Y": {
"hide_name": 1,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:322"
}
},
"$not$gscl45nm_yosys.v:325$18_Y": {
"hide_name": 1,
"bits": [ 8 ],
"attributes": {
"src": "gscl45nm_yosys.v:325"
}
},
"CLK": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:312"
}
},
"D": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:313"
}
},
"D_": {
"hide_name": 0,
"bits": [ 13 ],
"attributes": {
"src": "gscl45nm_yosys.v:321"
}
},
"D_EQ_0_AN_R_EQ_1": {
"hide_name": 0,
"bits": [ 9 ],
"attributes": {
"src": "gscl45nm_yosys.v:326"
}
},
"D_EQ_1_AN_S_EQ_1": {
"hide_name": 0,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:324"
}
},
"I0_CLEAR": {
"hide_name": 0,
"bits": [ 11 ],
"attributes": {
"src": "gscl45nm_yosys.v:319"
}
},
"I0_SET": {
"hide_name": 0,
"bits": [ 12 ],
"attributes": {
"src": "gscl45nm_yosys.v:320"
}
},
"I9_out": {
"hide_name": 0,
"bits": [ 8 ],
"attributes": {
"src": "gscl45nm_yosys.v:325"
}
},
"NOTIFIER": {
"hide_name": 0,
"bits": [ 15 ],
"attributes": {
"src": "gscl45nm_yosys.v:317"
}
},
"P0002": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:322"
}
},
"P0003": {
"hide_name": 0,
"bits": [ 14 ],
"attributes": {
"src": "gscl45nm_yosys.v:322"
}
},
"Q": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:316"
}
},
"R": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:315"
}
},
"S": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:314"
}
},
"S_EQ_1_AN_R_EQ_1": {
"hide_name": 0,
"bits": [ 10 ],
"attributes": {
"src": "gscl45nm_yosys.v:327"
}
}
}
},
"FAX1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:365"
},
"ports": {
"YC": {
"direction": "output",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"C": {
"direction": "input",
"bits": [ 4 ]
},
"A": {
"direction": "input",
"bits": [ 5 ]
},
"YS": {
"direction": "output",
"bits": [ 6 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:372$21": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:372"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 5 ],
"B": [ 3 ],
"Y": [ 7 ]
}
},
"$and$gscl45nm_yosys.v:373$22": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:373"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 3 ],
"B": [ 4 ],
"Y": [ 8 ]
}
},
"$and$gscl45nm_yosys.v:374$23": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:374"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 4 ],
"B": [ 5 ],
"Y": [ 9 ]
}
},
"$or$gscl45nm_yosys.v:375$24": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:375"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 7 ],
"B": [ 8 ],
"Y": [ 10 ]
}
},
"$or$gscl45nm_yosys.v:375$25": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:375"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 10 ],
"B": [ 9 ],
"Y": [ 2 ]
}
},
"$xor$gscl45nm_yosys.v:376$26": {
"hide_name": 1,
"type": "$xor",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:376"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 5 ],
"B": [ 3 ],
"Y": [ 11 ]
}
},
"$xor$gscl45nm_yosys.v:377$27": {
"hide_name": 1,
"type": "$xor",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:377"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 11 ],
"B": [ 4 ],
"Y": [ 6 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:372$21_Y": {
"hide_name": 1,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:372"
}
},
"$and$gscl45nm_yosys.v:373$22_Y": {
"hide_name": 1,
"bits": [ 8 ],
"attributes": {
"src": "gscl45nm_yosys.v:373"
}
},
"$and$gscl45nm_yosys.v:374$23_Y": {
"hide_name": 1,
"bits": [ 9 ],
"attributes": {
"src": "gscl45nm_yosys.v:374"
}
},
"$or$gscl45nm_yosys.v:375$24_Y": {
"hide_name": 1,
"bits": [ 10 ],
"attributes": {
"src": "gscl45nm_yosys.v:375"
}
},
"$or$gscl45nm_yosys.v:375$25_Y": {
"hide_name": 1,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:375"
}
},
"$xor$gscl45nm_yosys.v:376$26_Y": {
"hide_name": 1,
"bits": [ 11 ],
"attributes": {
"src": "gscl45nm_yosys.v:376"
}
},
"$xor$gscl45nm_yosys.v:377$27_Y": {
"hide_name": 1,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:377"
}
},
"A": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:368"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:366"
}
},
"C": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:367"
}
},
"I0_out": {
"hide_name": 0,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:372"
}
},
"I1_out": {
"hide_name": 0,
"bits": [ 8 ],
"attributes": {
"src": "gscl45nm_yosys.v:373"
}
},
"I3_out": {
"hide_name": 0,
"bits": [ 9 ],
"attributes": {
"src": "gscl45nm_yosys.v:374"
}
},
"I5_out": {
"hide_name": 0,
"bits": [ 11 ],
"attributes": {
"src": "gscl45nm_yosys.v:376"
}
},
"YC": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:369"
}
},
"YS": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:370"
}
}
}
},
"HAX1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:410"
},
"ports": {
"YS": {
"direction": "output",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"A": {
"direction": "input",
"bits": [ 4 ]
},
"YC": {
"direction": "output",
"bits": [ 5 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:417$29": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:417"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 4 ],
"B": [ 3 ],
"Y": [ 5 ]
}
},
"$xor$gscl45nm_yosys.v:416$28": {
"hide_name": 1,
"type": "$xor",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:416"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 4 ],
"B": [ 3 ],
"Y": [ 2 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:417$29_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:417"
}
},
"$xor$gscl45nm_yosys.v:416$28_Y": {
"hide_name": 1,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:416"
}
},
"A": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:412"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:411"
}
},
"YC": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:414"
}
},
"YS": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:413"
}
}
}
},
"INVX1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:444"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"Y": {
"direction": "output",
"bits": [ 3 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:448$30": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:448"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"Y": [ 3 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:448$30_Y": {
"hide_name": 1,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:448"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:445"
}
},
"Y": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:446"
}
}
}
},
"INVX2": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:466"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"Y": {
"direction": "output",
"bits": [ 3 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:470$31": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:470"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"Y": [ 3 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:470$31_Y": {
"hide_name": 1,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:470"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:467"
}
},
"Y": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:468"
}
}
}
},
"INVX4": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:488"
},
"ports": {
"Y": {
"direction": "output",
"bits": [ 2 ]
},
"A": {
"direction": "input",
"bits": [ 3 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:492$32": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:492"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 3 ],
"Y": [ 2 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:492$32_Y": {
"hide_name": 1,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:492"
}
},
"A": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:489"
}
},
"Y": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:490"
}
}
}
},
"INVX8": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:510"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"Y": {
"direction": "output",
"bits": [ 3 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:514$33": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:514"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"Y": [ 3 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:514$33_Y": {
"hide_name": 1,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:514"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:511"
}
},
"Y": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:512"
}
}
}
},
"LATCH": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:532"
},
"ports": {
"D": {
"direction": "input",
"bits": [ 2 ]
},
"CLK": {
"direction": "input",
"bits": [ 3 ]
},
"Q": {
"direction": "output",
"bits": [ 4 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:538$34": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:538"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 4 ],
"Y": [ 5 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:538$34_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:538"
}
},
"CLK": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:534"
}
},
"D": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:533"
}
},
"DS0000": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:538"
}
},
"NOTIFIER": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:536"
}
},
"P0000": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:538"
}
},
"Q": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:535"
}
}
}
},
"MUX2X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:571"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"Y": {
"direction": "output",
"bits": [ 3 ]
},
"S": {
"direction": "input",
"bits": [ 4 ]
},
"B": {
"direction": "input",
"bits": [ 5 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:577$35": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:577"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 6 ],
"Y": [ 3 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:577$35_Y": {
"hide_name": 1,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:577"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:572"
}
},
"B": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:574"
}
},
"I0_out": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:577"
}
},
"S": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:573"
}
},
"Y": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:575"
}
}
}
},
"NAND2X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:601"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"Y": {
"direction": "output",
"bits": [ 4 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:606$36": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:606"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 5 ]
}
},
"$not$gscl45nm_yosys.v:607$37": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:607"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 5 ],
"Y": [ 4 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:606$36_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:606"
}
},
"$not$gscl45nm_yosys.v:607$37_Y": {
"hide_name": 1,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:607"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:602"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:603"
}
},
"I0_out": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:606"
}
},
"Y": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:604"
}
}
}
},
"NAND3X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:628"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"C": {
"direction": "input",
"bits": [ 4 ]
},
"Y": {
"direction": "output",
"bits": [ 5 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:634$38": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:634"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 6 ]
}
},
"$and$gscl45nm_yosys.v:634$39": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:634"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 6 ],
"B": [ 4 ],
"Y": [ 7 ]
}
},
"$not$gscl45nm_yosys.v:635$40": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:635"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 7 ],
"Y": [ 5 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:634$38_Y": {
"hide_name": 1,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:634"
}
},
"$and$gscl45nm_yosys.v:634$39_Y": {
"hide_name": 1,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:634"
}
},
"$not$gscl45nm_yosys.v:635$40_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:635"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:629"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:630"
}
},
"C": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:631"
}
},
"I1_out": {
"hide_name": 0,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:634"
}
},
"Y": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:632"
}
}
}
},
"NOR2X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:659"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"Y": {
"direction": "output",
"bits": [ 4 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:665$42": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:665"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 5 ],
"Y": [ 4 ]
}
},
"$or$gscl45nm_yosys.v:664$41": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:664"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 5 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:665$42_Y": {
"hide_name": 1,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:665"
}
},
"$or$gscl45nm_yosys.v:664$41_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:664"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:660"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:661"
}
},
"I0_out": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:664"
}
},
"Y": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:662"
}
}
}
},
"NOR3X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:686"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"C": {
"direction": "input",
"bits": [ 4 ]
},
"Y": {
"direction": "output",
"bits": [ 5 ]
}
},
"cells": {
"$not$gscl45nm_yosys.v:693$45": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:693"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 6 ],
"Y": [ 5 ]
}
},
"$or$gscl45nm_yosys.v:692$43": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:692"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 7 ]
}
},
"$or$gscl45nm_yosys.v:692$44": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:692"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 7 ],
"B": [ 4 ],
"Y": [ 6 ]
}
}
},
"netnames": {
"$not$gscl45nm_yosys.v:693$45_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:693"
}
},
"$or$gscl45nm_yosys.v:692$43_Y": {
"hide_name": 1,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:692"
}
},
"$or$gscl45nm_yosys.v:692$44_Y": {
"hide_name": 1,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:692"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:687"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:688"
}
},
"C": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:689"
}
},
"I1_out": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:692"
}
},
"Y": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:690"
}
}
}
},
"OAI21X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:717"
},
"ports": {
"A": {
"direction": "input",
"bits": [ 2 ]
},
"B": {
"direction": "input",
"bits": [ 3 ]
},
"C": {
"direction": "input",
"bits": [ 4 ]
},
"Y": {
"direction": "output",
"bits": [ 5 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:724$47": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:724"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 6 ],
"B": [ 4 ],
"Y": [ 7 ]
}
},
"$not$gscl45nm_yosys.v:725$48": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:725"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 7 ],
"Y": [ 5 ]
}
},
"$or$gscl45nm_yosys.v:723$46": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:723"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 6 ]
}
}
},
"netnames": {
"$and$gscl45nm_yosys.v:724$47_Y": {
"hide_name": 1,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:724"
}
},
"$not$gscl45nm_yosys.v:725$48_Y": {
"hide_name": 1,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:725"
}
},
"$or$gscl45nm_yosys.v:723$46_Y": {
"hide_name": 1,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:723"
}
},
"A": {
"hide_name": 0,
"bits": [ 2 ],
"attributes": {
"src": "gscl45nm_yosys.v:718"
}
},
"B": {
"hide_name": 0,
"bits": [ 3 ],
"attributes": {
"src": "gscl45nm_yosys.v:719"
}
},
"C": {
"hide_name": 0,
"bits": [ 4 ],
"attributes": {
"src": "gscl45nm_yosys.v:720"
}
},
"I0_out": {
"hide_name": 0,
"bits": [ 6 ],
"attributes": {
"src": "gscl45nm_yosys.v:723"
}
},
"I1_out": {
"hide_name": 0,
"bits": [ 7 ],
"attributes": {
"src": "gscl45nm_yosys.v:724"
}
},
"Y": {
"hide_name": 0,
"bits": [ 5 ],
"attributes": {
"src": "gscl45nm_yosys.v:721"
}
}
}
},
"OAI22X1": {
"attributes": {
"cells_not_processed": 1,
"src": "gscl45nm_yosys.v:749"
},
"ports": {
"C": {
"direction": "input",
"bits": [ 2 ]
},
"D": {
"direction": "input",
"bits": [ 3 ]
},
"Y": {
"direction": "output",
"bits": [ 4 ]
},
"B": {
"direction": "input",
"bits": [ 5 ]
},
"A": {
"direction": "input",
"bits": [ 6 ]
}
},
"cells": {
"$and$gscl45nm_yosys.v:758$51": {
"hide_name": 1,
"type": "$and",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:758"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 7 ],
"B": [ 8 ],
"Y": [ 9 ]
}
},
"$not$gscl45nm_yosys.v:759$52": {
"hide_name": 1,
"type": "$not",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:759"
},
"port_directions": {
"A": "input",
"Y": "output"
},
"connections": {
"A": [ 9 ],
"Y": [ 4 ]
}
},
"$or$gscl45nm_yosys.v:756$49": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:756"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 2 ],
"B": [ 3 ],
"Y": [ 7 ]
}
},
"$or$gscl45nm_yosys.v:757$50": {
"hide_name": 1,
"type": "$or",
"parameters": {
"A_SIGNED": 0,
"A_WIDTH": 1,
"B_SIGNED": 0,
"B_WIDTH": 1,
"Y_WIDTH": 1
},
"attributes": {
"src": "gscl45nm_yosys.v:757"
},
"port_directions": {
"A": "input",
"B": "input",
"Y": "output"
},
"connections": {
"A": [ 6 ],
"B": [ 5 ],
"Y": [ 8 ]
}
}