Simple framework for physical chip design (place & route) based on KLayout.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 

27 lines
689 B

<?xml version="1.0" encoding="utf-8"?>
<klayout-macro>
<description/>
<version/>
<category>pymacros</category>
<prolog/>
<epilog/>
<doc/>
<autorun>false</autorun>
<autorun-early>false</autorun-early>
<shortcut/>
<show-in-menu>false</show-in-menu>
<group-name/>
<menu-path/>
<interpreter>python</interpreter>
<dsl-interpreter-name/>
<text>
# Path to the gate-level netlist.
netlist_file = get_example_verilog_netlist(file_name='my_chip_45_nl.v')
# Read the netlist.
verilog_reader = VerilogNetlistReader(leaf_circuits=leaf_cells)
netlist = verilog_reader.read_netlist(netlist_file)
# Store the netlist in the design object.
design.netlist = netlist</text>
</klayout-macro>