LibrEDA

The LibrEDA project is focused on creating a libre-software framework for the physical design of silicon chips.

Earth 🌍
Rust 0 0

Layout and netlist data structures for the Rust LibrEDA framework.

Updated 2 hours ago

LEF/DEF input and output module for LibrEDA.

Updated 11 hours ago

Repository holding the cargo workspace of LibrEDA with all sub-projects. This is meant as a way to distribute the most recent source-code.

Updated 3 days ago

A minimal place & route flow build on top of the LibrEDA framework and the FreePDK45. This is work-in-progress but already good enough for a demonstration.

Updated 3 days ago

Example clock-tree generator for the LibrEDA framework

Updated 3 days ago

The ultimate guide through LibrEDA.

Updated 3 days ago

Example standard-cell placement engine for the LibrEDA-Rust framework. This placement algorithm simulates the movement of electric charges that are sparsely connected by springs (wires).

Updated 6 days ago

Example router implementation for the LibrEDA framework.

Updated 7 days ago

Static timing analysis (STA) for netlists of the LibrEDA framework.

Updated 7 days ago

SVG 2 0

Libre EDA Project. LibrEDA aims to create a libre software framework for the physical design of silicon chips. This repository is a project management repository. It is used to keep track of general milestones etc.

Updated 1 week ago

Rust 0 0

ASIC place & route framework. This crate contains interface definitions of the core parts of the place & route flow.

Updated 1 week ago

Verilog netlist parser and writer for LibrEDA. Only supports the structural Verilog syntax as used by Yosys.

Updated 1 week ago

Rust 0 0

Primitive data types and basic routines for Euclidean geometry in the plane. This is developed as a core geometry library of LibrEDA.

Updated 1 week ago

Standard-cell legalizer example implementations for the LibrEDA place&route framework.

Updated 2 weeks ago

Layout writer and reader for the OASIS stream format.

Updated 2 weeks ago

People